View ACD2206_250945.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

CATV/TV/Video Downconverter with Dual Synthesizer
FEATURES

ACD2206
PRELIMINARY DATA SHEET - Rev 1.0
Integrated Downconverter Integrated Dual Synthesizer 256 QAM Compatibility Single +5 V Power Supply Operation Low Noise Figure: 8 dB High Conversion Gain: 31 dB Low Distortion: -53 dBc Three-Wire Interface Small Size -40 C to +85 C
APPLICATIONS

Set Top Boxes CATV Video Tuners Digital TV Tuners CATV Data Tuners Cable Modems
S8 Package 28 Pin SSOP
PRODUCT DESCRIPTION
The ACD2206 uses both GaAs and Si technology to provide the downconverter and dual synthesizer functions in a double conversion tuner gain block, local oscillator, balanced mixer, IF Amplifier, and dual synthesizer. The specifications meet the requirements of CATV/TV/Video and Cable Modem Data applications. The ACD2206 is supplied in a 28 lead SSOP package and requires a single +5 V
supply voltage. The IC is well suited for applications where small size, low cost, low auxiliary parts count, and no-compromise performance is important. It provides for cost reduction by lowering the component and packaged IC count and decreasing the amount of labor-intensive production alignment steps, while significantly improving performance and reliability.
RFD
RF2: 64/65 Prescaler 18 Bit RF2 N Counter RF2 Phase Detector RF2 Charge Pump
CPD
RFIN+ RFINLow Noise VGA
VIF+IFOUTREFIN REFOUT
15 Bit RF2 R Counter
VIF+IFOUT+ Mixer
Oscillator 15 Bit RF1 R Counter
Phase Splitter
RFU
RF1: 64/65 Prescaler
18 Bit RF1 N Counter
RF1 Phase Detector
RF1 Charge Pump
CPU
TCKT
OSC OUT
Clock Data Enable
22 Bit Data Registar
Figure 1: Downconverter Block Diagram
10/2003
Figure 2: Dual Synthesizer Block Diagram
ACD2206
1 2 3 4 5 6 7 8 9 10 11 12 13 14
RFIN+ RFINGND ISET TCKT OSCGND OSCGND VSS VSS EN DATA CLK REFIN REFOUT
VIF + IFOUT+ VIF + IFOUTGND VSUP OSCOUT GND GND VSS VSS RFD CPD CPU RFU VSYN
Figure 3: Pinout
28 27 26 25 24 23 22 21 20 19 18 17 16 15
2
PRELIMINARY DATA SHEET - Rev 1.0 10/2003
ACD2206 Table 1: Pin Description
P IN
1
N AM E
RFIN+
D E S C R IP T ION
Downconverter Di fferenti al RFInput Downconverter Di fferenti al RFInput Downconverter Ground (Must be connected) Downconverter Gi lbert Cell Current Source Resi stor Osci llator Input Port (Tank ci rcui t connecti on) Osci llator Tank Ci rcui t Ground (Not to be connected to any other ci rcui t ground) Same as Pi n 6 Synthesi zer Ground (Requi red) Synthesi zer Ground (Requi red) 3-Wi re Interface Enable 3-Wi re Interface Data 3-Wi re Interface Clock Crystal Reference Input Crystal Reference Output
P IN
28
N AM E
VIF+IFOUT+
D E S C R IP T ION
Di fferenti al IF Ampli fi er Output, Inducti vely coupled to +VDD Di fferenti al IF Ampli fi er Output, Inducti vely coupled to +VDD Downconverter Ground (Must be connected) Downconverter Supply (+VDD) Osci llator Output (Connected to Synthesi zer RF Input) Downconverter Ground (Must be connected) Downconverter Ground (Must be connected) Synthesi zer Ground (Requi red) Synthesi zer Ground (Requi red) Synthesi zer Downconverter RFInput Synthesi zer Downconverter Charge Pump Output Synthesi zer Upconverter Charge Pump Output Synthesi zer Upconverter RFInput Synthesi zer Supply (+VDD)
2 3 4
RFINGND ISET
27 26 25
VIF+IFOUT GND VSUP
5
TCKT
24
OSCOUT
6
OSCGND
23
GND
7 8 9 10 11 12 13 14
OSCGND V SS V SS EN DATA CLK REFIN REFOUT
22 21 20 19 18 17 16 15
GND V SS V SS RFD CPD CPU RFU VSYN
PRELIMINARY DATA SHEET - Rev 1.0 10/2003
3
ACD2206
ELECTRICAL CHARACTERISTICS
Table 2: Absolute Minimum and Maximum Ratings
PARAMETER Supply Voltage (pins 25, 27 & 28) (pin 15) Voltage on pins 10 through 14, 16 through 19 with VSS = 0 V Input Voltages (pins 1, 2 & 5) Input Power (pins 1 & 2) (pin 5) (pins 13, 16 & 19) Storage Temperature Soldering Temperature Soldering Time Thermal Impedance, JC
MIN -0.3 -55 -
MAX +9 +6.5 VSYN +0.3 0 +10 +17 +20 +150 260 4 40
UNIT VDC VDC VDC dBm C C Sec C/W
Stresses in excess of the absolute ratings may cause permanent damage. Functional operation is not implied under these conditions. Exposure to absolute ratings for extended periods of time may adversely affect reliability.
Table 3: Operating Ranges
PAR AME T E R Downconverter Frequenci es RF Input (RF) IF Output (IF) Local Osci llator (LO)
(1)
MIN 900 35 865 400 400 2 +4.75 -40
T YP 4 +5 -
M AX 1200 150 1350 2100 1400 20 10 +5.25 +85
U N IT
MHz
Synthesi zer Frequenci es Upconverter Synthesi zer (RFU) Downconverter Synthesi zer (RFD) Reference Osci llator (REFIN) Phase Detector Supply Voltage: VDD (pi ns 15, 25, 27, 28) Ambi ent Operati ng Temperature: TA
MHz VDC C
The device may be operated safely over these conditions; however, parametric performance is guaranteed only over the conditions defined in the electrical specifications. Notes: (1) Mixer operation is possible beyond these frequencies with slightly reduced performance.
4
PRELIMINARY DATA SHEET - Rev 1.0 10/2003
ACD2206 Table 4: Electrical Specifications - Downconverter Section (TA = 25 xC, VDD = +5 VDC, RFIN = 1087 MHz, IFOUT = 45 MHz)
PAR AME T E R Conversi on Gai n (1) SSB Noi se Fi gure
(1)
MIN 28 -10 -
T YP 31 8 -59 -90 -5 -10 -70 -50 -10 110 70 900
M AX 10 -53 -85.5 -
U N IT dB dB dBc dBc dBm dBc/Hz dBm dBm dBc dBm dBm mA mA mW
Cross Modulati on (1), (2), (4) 3rd Order Intermodulati on Di storti on (IMD3) (1), (3), (4) 2-Tone 3rd Order Input Intercept Poi nt (IIP3) (1), (3), (4) LO Phase Noi se (@ 10 KHz Offset) (1) LO Output Power (pi n 24)
(1)
Spuri ous @ IF Output LO Si gnals and Harmoni cs Beats Wi thi n Output Channel Other Beats from 2 to 200 MHz Other Spuri ous IF Supply Current (pi n 27 & 28) (1), (4) Osc, Phase Spli tter and Mi xer Supply Current (pi n 25) Power Consumpti on
Notes: (1) As measured in ANADIGICS test fixture. (2) Two tones: 1085 and 1091 MHz, -40 dBm each, 1091 MHz tone AM-modulated 99% at 15 kHz. (3) Two tones: 1085 and 1091 MHz, -30 dBm each. (4) R1 = 0 Ohms
Table 5: Electrical Specifications - Synthesizer Section (TA = +25 xC, VDD = +5 VDC)
PAR AME T E R Prescalar Input Sensi ti vi ty Upconverter: RFU (pi n 16) (1) Downconverter: RFD (pi n 19) (2) Reference Osci llator Sensi ti vi ty (pi n 13) Charge Pump Output Current (3) SINK SOURCE Supply Current Power Consumpti on
Notes: (1) Measured at 250 kHz comparison frequency. (2) Measured at 62.5 kHz comparison frequency. (3) CPU and CPD = Vcc/2.
MIN -7 -13 -
T YP 0.5 1.25 -1.25 35 165
M AX +20 +20 50 250
U N IT dBm Vp-p
C OMME N T S (over operating frequency)
mA mA mW
PRELIMINARY DATA SHEET - Rev 1.0 10/2003
5
ACD2206 Table 6: Digital Interface Specifications (TA = 25 xC, VDD = +5 VDC, ref. Figure 4)
P AR AM E T E R Logi c Hi gh Input: VH (pi ns 10, 11, 12) Logi c Low Input: VL (pi ns 10, 11, 12) Logi c Input Current Consumpti on (pi ns 10, 11, 12) Data to Clock Set Up Ti me: tCS Data to Clock Hold Ti me: tCH Clock Pulse Wi dth Hi gh: tCWH Clock Pulse Wi dth Low: tCWL Clock to Load Enable Setup Ti me: tES Load Enable Pulse Wi dth: tEW Ri se Ti me: tR Fall Ti me: tF MIN 2.0 50 10 50 50 50 50 TYP 10 10 M AX 0.8 0.01 U N IT V V mA ns ns ns ns ns ns ns ns
DATA CLOCK
N20: MSB (R20: MSB)
N19 (R19)
N10 R10
N9 (R9) (R8) (C2)
C2
C1: LSB (C1: LSB)
tCWL
LE
OR
LE
tCS
tCH
tCWH
tES
tEW
Figure 4: Serial Data Input Timing
6
PRELIMINARY DATA SHEET - Rev 1.0 10/2003
ACD2206
PERFORMANCE DATA
Figure 5: Typical Upconverter Prescalar Sensitivity vs. Supply Voltage (TA = +25 C, fLO1 = 2100 MHz)
-7.0
Figure 6: Typical Upconverter Prescalar Sensitivity vs. Local Oscillator Frequency (TA = +25 C, VDD = +5 V)
-5
Prescalar Sensitivity (dBm)
-7.5
Prescalar Sensitivity (dBm)
4.7 4.8 4.9 5.0 5.1 5.2 5.3
-10
-15
-8.0
-20
-25
-8.5
-30
-9.0
-35 500
700
900
1100
1300
1500
1700
1900
2100
Supply Voltage (V)
LO1 Frequency (MHz)
Figure 7: Typical Downconverter Prescalar Sensitivity vs. Supply Voltage (TA = +25 C, fLO2 = 1000 MHz)
-16.0
Figure 8: Typical Downconverter Prescalar Sensitivity vs. Local Oscillator Frequency (TA = +25 C, VDD = +5 V)
-12
Prescalar Sensitivity (dBm)
-16.5
Prescalar Sensitivity (dBm)
4.7 4.8 4.9 5.0 5.1 5.2 5.3
-14
-16
-17.0
-18
-20
-17.5
-22
-18.0
Supply Voltage (V)
-24 400
600
800
1000
1200
1400
LO2 Frequency (MHz)
Figure 9: Typical Local Oscillator Output Power vs. Supply Voltage (TA = +25 C, fLO2 = 1042 MHz)
-4.5 -5.0
Output Power (dBm)
-5.5
-6.0
-6.5
-7.0 4.7 4.8 4.9 5.0 5.1 5.2 5.3
Supply Voltage (V)
PRELIMINARY DATA SHEET - Rev 1.0 10/2003
7
ACD2206
LOGIC PROGRAMMING
Synthesizer Register Programming The ACD2206 includes two PLL synthesizers. Each synthesizer contains programmable Reference and Main dividers, which allow a wide range of local oscillator frequencies. The 22-bit registers that control the dividers are programmed via a shared three-wire bus, consisting of Data, Clock and Enable lines. The data word for each register is entered serially in order with the most significant bit (MSB) first and the least significant bit (LSB) last. The rising edge of the Clock pulse shifts each data value into the register. The Enable line must be low for the duration of the data entry, then set high to latch the data into the register. (See Figure 4.) Register Select Bits The two least significant bits of each register are register select bits that determine which register is programmed during a particular data entry cycle. Table 7 indicates the register select bit settings used to program each of the available registers. Table 7: Register Select Bits SELEC T B IT S S 2 0 0 1 1 S 1 0 1 0 1 D E S T IN AT ION R E GIS T E R F OR S E R IAL D ATA
Reference Divider Register for PLL2 Main Divider Register for PLL2 Reference Divider Register for PLL1 Mai n Di vi der Regi ster for PLL1
Reference Divider Programming The reference divider register for each synthesizer consists of fifteen divider bits, five program mode bits and the two register select bits, as shown in Table 8. The fifteen divider bits allow a divide ratio from 3 to 32767, inclusive, as shown in Table 9.
MSB
Table 8: Reference Divider Registers
21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
LSB
22
1
P ro g ram Mo d e D 5 D 4 D 3 D 2 D 1 R 15 R 14 R 13
R eferen ce D ivid er D ivid e R atio , R R 12 RR 11 10 R 9 R 8 R 7 R 6 R 5 R 4 R 3 R 2 R 1
S elect S 2 S 1
Table 9: Reference Divider R Counter Bits
D IV ID E R AT IO R 3 4 32767 R 15 0 0 1 R 14 0 0 1 R 13 0 0 1 R 12 0 0 1 R 11 0 0 1 R 10 0 0 1 R 9 0 0 1 R 8 0 0 1 R 7 0 0 1 R 6 0 0 1 R 5 0 0 1 R 4 0 0 1 R 3 0 1 1 R 2 1 0 1 R 1 1 0 1
Notes: Divide ratios less than 3 are prohibited.
8
PRELIMINARY DATA SHEET - Rev 1.0 10/2003
ACD2206 Main Divider Programming The main divider register for each synthesizer consists of seven A counter bits, eleven B counter bits, two program mode bits and the two register select bits, as shown in Table 10. The main divider divide ratio, N, is determined by the values in the A and B counters. The eleven B Counter bits and allowed values are shown in Table 11, and the seven A Counter bits and allowed values are shown in MSB
22 21 20 19 18 17 16
Table 12. Note that there are some limitations on the ranges of the values for each counter. Pulse Swallow Function The VCO output frequency for the local oscillator is computed using the following equation; the variables are defined in Table 13: fVCO = N x fOSC/R, where N = [(P x B) + A] LSB
8 7 6 5 4 3 2 1
Table 10: Main Divider Registers
15 14 13 12 11 10 9
P ro g ram Mo d e C 2 C 1 BB 11 10 B 9 B 8
B C o u n te r B 7 B 6 B 5 B 4 B 3 B 2 B 1 A 7 A 6
A C o u n te r A 5 A 4 A 3 A 2 A 1
S elect S 2 S 1
Table 11: Main Divider B Counter Bits
VAL U E OF B C OU N T E R 3 4 2047
B 11 0 0 1
B 10 0 0 1
B 9 0 0 1
B 8 0 0 1
B 7 0 0 1
B 6 0 0 1
B 5 0 0 1
B 4 0 0 1
B 3 0 1 1
B 2 1 0 1
B 1 1 0 1
Notes: B > A, Divide ratios less than 3 are prohibited.
Table 12: Main Divider A Counter Bits
VAL U E OF A C OU N T E R 0 1 127
Notes: B > A, A < P
Table 13: Variable Definitions
A 1 0 1 1
A 7 0 0 1
A 6 0 0 1
A 5 0 0 1
A 4 0 0 1
A 3 0 0 1
A 2 0 0 1
VAR fVCO B A fOSC R P
D EF IN IT ION Desired output frequency of external voltage controlled oscillator (VCO) Divide ratio of B counter (3 to 2047) Divide ratio of A counter (0 < A < P, A < B) Frequency of external reference crystal or oscillator Divide ratio of R counter (3 to 32767) Preset modulus of prescalar (P = 64) 9
PRELIMINARY DATA SHEET - Rev 1.0 10/2003
ACD2206 Programmable Modes Each register contains bits set aside for programming different modes of operation in the synthesizers. Currently, the only programmable mode is the polarity of the phase detector in each of the synthesizers. Bit D1 in each reference divider register controls this feature. Bits D2 through D5 in the reference divider registers and bits C1 and C2 in the main divider registers are reserved for future use, and have no Table 14: Phase Detector Polarity Bit current function. They can be set either high or low without affecting synthesizer performance. Setting Phase Detector Polarity Table 14 shows how bit D1 of each reference divider register controls the polarity of the phase detector associated with each PLL. The correct setting is determined by using Table 15 and Figure 10. Figure 10: VCO Characteristics
S 2 0 1
S 1 0 0
D 1 PLL2 Phase Detector Polarity PLL1 Phase Detector Polarity
(1)
Table 15: Phase Detector Polarity Selection D 1 0 1 P H AS E D E T E C T OR P OL AR IT Y Negati ve Posi ti ve VC O C H AR AC T E R IS T IC S (S E E F IGU R E 12) curve (2) curve (1)
VCO OUTPUT FREQUENCY
(2)
VCO INPUT VOLTAGE
Synthesizer Programming Example The following example for programming the two synthesizers in the ACD2206 details the calculations used to determine the required value of each bit in all four registers: Requirements Desired CATV input channel: HHH - 499.25 MHz picture carrier (501 MHz digital channel center frequency) (Second) IF picture carrier output frequency: 45.75 MHz (44 MHz digital channel center frequency) First IF frequency: 1087.75 MHz Phase detector comparison frequency for down converter (also tuning increment): 62.5 KHz Phase detector comparison frequency for up converter: 250 KHz Crystal reference oscillator frequency: 4 MHz Calculation of Reference Divider Values The value for each reference divider is calculated by dividing the reference oscillator frequency by the desired phase detector comparison frequency: R = fOSC / fPD For the down converter, the 4 MHz crystal oscillator frequency and the 62.5 KHz phase detector comparison frequency are used to yield RPLL2 = 4 MHz / 62.5 KHz = 64, and so the bit values for the down converter R counter are RPLL2 = 000000001000000. 10
PRELIMINARY DATA SHEET - Rev 1.0 10/2003
ACD2206 For the up converter, the 4 MHz crystal oscillator frequency and the 250 KHz phase detector comparison frequency are used to yield RPLL1 = 4 MHz / 250 KHz = 16, and so the bit values for the up converter R counter are RPLL1 = 000000000010000. Calculation of Main Divider Values The values for the A and B counters are determined by the desired VCO output frequency for the local oscillator and the phase detector comparison frequency: N = fVCO / f PD B = trunc(N / P) A = N - (B x P)
The down converter local oscillator frequency will be 1087.75 MHz - 45.75 MHz = 1042 MHz in this example. The main divider ratio for the down converter, then, is NPLL2 = 1042 MHz / 62.5 KHz = 16672. Since P = 64 in the ACD2206, BPLL2 = trunc(16672 / 64) = 260, and APLL2 = 16672 - (260 x 64) = 32. These results give bit values of BPLL2 = 00100000100 and APLL2 = 0100000 for the B and A counters. The up converter local oscillator frequency will be 499.25 MHz + 1087.75 MHz = 1587 MHz in this example. Therefore, NPLL1 = 1587 MHz / 250 KHz = 6348, BPLL1 = trunc(6348 / 64) = 99, and APLL1 = 6348 - (99 x 64) = 12. These results give bit values of BPLL1 = 00001100011 and APLL1 = 0001100 for the B and A counters. Phase Detector Polarity Assuming the VCO for the up converter has a negative slope, the phase detector polarity for PLL1 should be negative, and D1PLL1 = 1. If the VCO for the down converter has a positive slope, the phase detector polarity for PLL2 should be positive, and D1PLL2 = 0. In summary, for this example, the four register programming words are shown in Tables 16 and 17: Table 16: PLL1 and PLL2 Reference Divider Register Bits for Synthesizer Programming Example
MSB
LSB
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
P ro g ram Mo d e C 2 0 0
MSB
Main D ivid er B C o u n ter BB 11 10 0 0 0 0 B 9 1 0 B 8 0 0 B 7 0 1 B 6 0 1 B 5 0 0 B 4 0 0 B 3 1 0 B 2 0 1 B 1 0 1 A 7 0 0
Main D ivid er A C o u n ter A 6 1 0 A 5 0 0 A 4 0 1 A 3 0 1 A 2 0 0 A 1 0 0
S elect S 2 0 1 S 1 1 1
LSB
C 1 0 0
Table 17: PLL1 and PLL2 Main Divider Register Bits for Synthesizer Programming Example
22
21 20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
P ro g ram Mo d e D 5 0 0 D 4 0 0 D 3 0 0 D 2 0 0 D 1 1 0 R 15 0 0 R 14 0 0 R 13 0 0 R 12 0 0
R eferen ce D ivid er R C o u n ter RR 11 10 0 0 0 0 R 9 0 0 R 8 0 0 R 7 1 0 R 6 0 0 R 5 0 1 R 4 0 0 R 3 0 0 R 2 0 0 R 1 0 0
S elect S 2 0 1 S 1 0 0
11
PRELIMINARY DATA SHEET - Rev 1.0 10/2003
ACD2206
APPLICATION INFORMATION
Figure 11: PC Board Layout Top View
Figure 12: PC Board Layout Mid View
RF
RF
IF Balun AFC Out
4M Hz Xtal
1 J1
ACD 220 6
LO In
Figure 13: PC Board Layout Bottom View Table 18: J1 Header Pinout
P IN 1 2 3 4 5 6 F U N C T ION Clock Data Ground Enable +5 VDC +30 VDC
Figure 14: Evaluation Fixture Table 19: Fixture Pinout
PIN RF RF IF AFC Out LO In FUNCTION Downconverter RF Input Downconverter RF Input IF Output (Single Ended) To Oscillator Tuning Circuit Synthesizer RFU Input
12
PRELIMINARY DATA SHEET - Rev 1.0 10/2003
IF
L3
C24 DT1
+5V 1
RF RF
C1 C2
2
RFIN+ RFINGND ISET TCKT OSCGND OSCGND VSS VSS EN DATA CLK CPU RFU VSYN ACD2206 R8 L2 C13 C12 C11 C10 C9 C14 REFIN REFOUT
17 16 15
VIF + IFOUT+ VIF + IFOUTGND 26 VSUP OSC OUT GND GND VSS VSS RFD CPD
18 19 20 21 22 23 24 25 27
28
C21
C22
C23
R1
4 5
3
R13 C18 C16 C20 C17 R11 Q1 C19
+30V
J1
7 +5V 9
D1 L1
8
C3
6
6
+30V
5
4
R5 R2
10
3
2
R3
11
R12
AFCOUT LOIN
1
R4
12 13 14
Figure 15: Evaluation Fixture Schematic
C6 R6 X1
+5V
PRELIMINARY DATA SHEET - Rev 1.0 10/2003
R7 R9 R10 C7 C8
C4
C5
C15
ACD2206
13
ACD2206 Table 20: Evaluation Fixture Parts List
IT E M # C1, C2, C20 C3 C7, C8 C12 C9, C11, C14, C21, C22 C10, C23 C15, C17 C16 C18 C19 C24 C13 C4, C5, C6 R8 R5 R2, R3, R4 R12 R11 R7 R13 R10
VAL U E 100pF 9pF 30pF 220uF .1uF
S IZE 0603 0603 0603
D ESC R IPTION Chi p-capaci tor Chi p-capaci tor Chi p-capaci tor
P AR T #
GRM39COG101J50V GRM39COG090C50V GRM39COG300J50V PCE2040CT-ND GRM39Y5V104Z16V
QT Y
3 1 2 1 5
VE N D OR Murata Murata Murata DIGI-KEY Murata
10V VA Capaci tor Seri es 0603 Chi p-capaci tor
1000pF 4700pF 1uF .01uF 10uF 15pF 5600pF 33pF 51 10K 2K 1K 2.7K 3K 22K 8.2K
0603 0603 0603 0603 35 V TANT 0603 0603 0603 0603 0603 0603 0603 0603 0603 0603 0603
Chi p-capaci tor Chi p-capaci tor Radi al-lead Chi p-capaci tor Chi p-capaci tor
GRM39X7R102K50V GRM39X7R472K25V RPE113-X7R-105-K-050 GRM39X7R103K25V
2 2 1 1 1 1 1 3 1 1 3 1 1 1 1 1
Murata Murata Murata Murata DIGI-KEY Murata Murata Murata Panasoni c Panasoni c Panasoni c Panasoni c Panasoni c Panasoni c Panasoni c Panasoni c
TE Seri es Cap. PCS6106CT-ND Chi p-capaci tor Chi p-capaci tor Chi p-capaci tor Chi p Resi stor Chi p Resi stor Chi p Resi stor Chi p Resi stor Chi p Resi stor Chi p Resi stor Chi p Resi stor Chi p Resi stor
GRM39COG150J50V GRM39X7R562K50V GRM39COG330J50V ERJ-3GSYJ510 ERJ-3GSYJ103 ERJ-3GSYJ202 ERJ-3GSYJ102 ERJ-3GSYJ272 ERJ-3GSYJ302 ERJ-3GSYJ223 ERJ-3GSYJ822
14
PRELIMINARY DATA SHEET - Rev 1.0 10/2003
ACD2206 Table 20: Evaluation Fixture Parts List continued IT E M # R1, R6, R9 L1 L2 L3 D1 DT1 Q1 X1 VAL U E 0 5.6nH 68nH 270nH 1SV245 4:1 30V SMD 4MHZ SOT-23 S IZE 0603 0805 0805 0805 D ESC R IPTION Chi p Resi stor Inductor Inductor Inductor Varactor di ode Transformer Transi stor NPN Darl. Crystal P AR T #
ZC0603 0805CS-050X-BC 0805CS-680X-BC 0805CS-271X-BC 1SV245 ETC4-1-2 FMMTA13CT-ND SE2618CT-ND
QT Y
3 1 1 1 1 1 1
VE N D OR RCD Coi lcraft Coi lcraft Coi lcraft Toshi ba M/A-COM, Inc. North Ameri ca DIGI-KEY DIGI-KEY
1
PRELIMINARY DATA SHEET - Rev 1.0 10/2003
15
ACD2206
PACKAGE OUTLINE
Figure 16: S8 Package Outline - 28 Pin SSOP
16
PRELIMINARY DATA SHEET - Rev 1.0 10/2003
ACD2206
NOTES
PRELIMINARY DATA SHEET - Rev 1.0 10/2003
17
ACD2206
NOTES
18
PRELIMINARY DATA SHEET - Rev 1.0 10/2003
ACD2206
NOTES
PRELIMINARY DATA SHEET - Rev 1.0 10/2003
19
ACD2206
ORDERING INFORMATION
OR D E R N U MB E R ACD2206S8P1 ACD2206S8P0 ACD2206S8GP1 ACD2206S8GP0 TE MP E R AT U R E R AN GE -40 C to +85 C -40 C to +85 C -40 C to +85 C -40 C to +85 C P AC K AGE D E S C R IP T ION 28 Pin SSOP 28 Pin SSOP Lead-Free 28 Pin SSOP Lead-Free 28 Pin SSOP C OMP ON E N T P AC K AGIN G Tape & Reel, 3500 pieces per reel Tubes, 50 pieces per tube Tape & Reel, 3500 pieces per reel Tubes, 50 pieces per tube
ANADIGICS, Inc. 141 Mount Bethel Road Warren, New Jersey 07059, U.S.A Tel: +1 (908) 668-5000 Fax: +1 (908) 668-5132 URL: http://www.anadigics.com E-mail: Mktg@anadigics.com
IMPORTANT NOTICE ANADIGICS, Inc. reserves the right to make changes to its products or to discontinue any product at any time without notice. The product specifications contained in Advanced Product Information sheets and Preliminary Data Sheets are subject to change prior to a products formal introduction. Information in Data Sheets have been carefully checked and are assumed to be reliable; however, ANADIGICS assumes no responsibilities for inaccuracies. ANADIGICS strongly urges customers to verify that the information they are using is current before placing orders. WARNING ANADIGICS products are not intended for use in life support appliances, devices, or systems. Use of an ANADIGICS product in any such application without written consent is prohibited.
20
PRELIMINARY DATA SHEET - Rev 1.0 10/2003

▲Up To Search▲

Price & Availability of ACD2206

	To Download ACD2206 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .